

Received by PCTO 16 Oct 2004

10/15/0602

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau(43) International Publication Date
30 October 2003 (30.10.2003)

PCT

(10) International Publication Number
WO 03/090269 A1(51) International Patent Classification⁷: H01L 21/3065 Apt., Ichoong-dong, Pyungtaek-City, Gyunggi-do 459-744 (KR).

(21) International Application Number: PCT/KR02/01868

(74) Agent: KIM, Inhan; 6F, Kyungmin B/D #18-3, Jamwon-Dong, Seocho-gu, 137-903 Seoul (KR).

(22) International Filing Date: 7 October 2002 (07.10.2002)

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
2002/21538 19 April 2002 (19.04.2002) KR(71) Applicant (for all designated States except US): PSK INC. [KR/KR]; 430-3, Mogok-dong, Pyungtaek-City, Gyunggi-do 459-040 (KR).
(75) Inventors; and
(74) Inventors/Applicants (for US only): JEON, Jong-Po [KR/KR]; 208-805, Jueun-Chungsul Apt., Jinsa-ri, Gongdo, Ansung-City, Gyunggi-do 456-715 (KR). SONG, Yong-Hoon [KR/KR]; 101-702, Taeyoung-Chungsol Apt., 554, Segyo-dong, Pyungtaek-City, Gyunggi-do 450-742 (KR). PARK, Jin-Woo [KR/KR]; 101-408, Booyoung Apt., Ichoong-dong, Pyungtaek-City, Gyunggi-do 459-744 (KR). YANG, Seung-Bok [KR/KR]; 302-209, Booyoung


(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: METHOD FOR ASHING



WO 03/090269 A1

(57) Abstract: The present invention provides an ashing method using rapid heat transfer under high pressure. The present method, applicable to all photoresist ashing processes, can rapidly remove hardened photoresists without popping at the ashing step by baking high dose ion implanted silicon substrate on a hot plate, enhancing the ashing quantity, by drastically reducing the ashing process time, while allowing conventional equipments to be used further. The present method comprises an in situ baking step, wherein a silicon substrate is baked for a predetermined time period under a pressure of 10 Torr or more while it is placed on a hot plate; a vacuumizing step, wherein a stable vacuum status is achieved while the silicon substrate is placed on the hot plate; a gas processing step, wherein selected reaction gas is introduced into a reaction chamber; and an ashing step, wherein plasma is generated until almost all of the photoresists are removed.

Best Available Copy

WO 03/090269

3/PKTS

10/510602

PCT/KR02/01868

DT04 Rec'd PCT/PTO 12 OCT 2004

METHOD FOR ASHING

Technical Field of the Invention

5 The present invention relates to a method for ashing, and in particular, to a semiconductor wafer ashing method, wherein a semiconductor substrate is baked in a high temperature on a hot plate and the hardened photoresists are rapidly removed without popping at the step of ashing, allowing an enhancement of the ashing quantity through a drastic reduction of the time required for a wafer ashing process, while allowing further
10 use of a conventional ashing equipment.

Background of the Invention

A photo lithography process, which is one of manufacture processes of
15 semiconductor devices, comprises the steps of spin coating of photoresists for the purpose of forming a photoresist layer on a semiconductor substrate; of selective exposing of the photoresist layer; of developing the exposed photoresist layer to form a photoresist pattern; of etching or introducing impurities to areas of the semiconductor substrate not covered by the photoresist and of ashing process in which the photoresist pattern used as a mask in the
20 dopant implantation step is removed.

An ashing process using plasma comprising an oxygen base or an oxygen ion is a process for removal of photoresist pattern. A conventional ashing process is carried out by introducing plasma in a reaction chamber, in which a wafer has been heated under low pressure via an appropriate heating means. Since an ashing rate in an ashing process is proportional to the temperature, ashing processes were carried out in high temperatures.
25 Actually, between 80° C and 300° C, the photoresists are changed drastically to activated

WO 03/090269

PCT/KR02/01868

energy state in proportion to the increase of temperature, while the activated energy decreases at temperatures over 300° C.

In particular, the material on the upper layer of the photoresist pattern undergoes a chemical change at the step of ion implantation, to become hardened. An ashing process 5 after the ion implantation is carried out in a high temperature as described above, and the phenomenon of popping occurs at a temperature of ca. 120° C or over, wherein the hardened photoresist layer is destroyed due to the expansion of the evaporated material at the lower part of the hardened photoresist. Such phenomenon is highly undesirable, for popping causes contamination of the wafer surface as well as the inner surface of the 10 ashing equipment and rejection of the wafer, resulting in raising of the production costs and a lowering of productivity by extending the process time. On the other hand, performing an ashing process at a low temperature to avoid such popping would result in a lower ashing efficiency, because such a process requires a longer processing time.

A conventional ashing equipment removes hard photoresists in a low temperature 15 using a lamp heating device as illustrated in Fig. 1, and then, removes the remaining soft photoresists by bringing the semiconductor substrate to a high temperature.

Fig. 2 illustrates a method of removing photoresists after the conventional ion implantation, in the initial step of which process (210) O₂ gas, N₂ gas, and CF₄ gas are filled in a reactor and a vacuum degree of about 1 Torr to 10 Torr is maintained. In the first 20 ashing step (220), a semiconductor substrate is heated to reach a temperature of 100° C to 150° C using a lamp or a hot plate and then, the hard photoresists are removed. In the second ashing step (230), the remaining soft resists are removed. The numeral 240 in Figure 2 indicates temperature change of the wafer. Further, the numeral 250, being a graph indicating the generated gas caused by the above reaction, shows quantity of the 25 removed photoresists via quantity of the gas generated by the above photoresists removing reaction.

WO 03/090269

PCT/KR02/01868

An ashing process for a dose ion implanted silicon substrate is also possible with a conventional ashing equipment. However, problems with such a procedure are that as diameter of the silicon substrate getting greater, the equipment cost increases and that a more complicated electric as well as mechanical structures are necessary for maintenance 5 of such an equipment. Accordingly, the unit price relative to the productivity rises.

Detailed Description of the Invention

The present invention, conceived to solve the aforementioned problems, aims to 10 provide a semiconductor wafer ashing method capable of removing effectively and rapidly hardened hard photoresists without popping.

Another objective of the present invention is to provide a semiconductor wafer ashing method which can enhance the efficiency of the ashing process.

In order to achieve the above objectives, the present invention provides an ashing 15 method comprising a first step, wherein a silicon substrate is in situ baked while it is put on a high-temperature hot plate, and a subsequent ashing step, wherein soft photoresists as well as hard photoresists are ashed simultaneously, using plasma. The present invention, being applicable to any photoresist ashing process, shows especially high efficiency with dose ion implanted silicon substrates.

20 The ashing method in accordance with the present invention comprises, in contrast to the conventional ashing method, an additional step of in situ baking (300-1) of a silicon substrate under high pressure prior to the step of ashing, as shown in Fig. 3. The process proceeds further, under conditions similar to those of the conventional method, to a vacuum processing step (300-2) and to a gas processing step (300-3). In the step of ashing 25 (310), following the in situ baking step (300-1), the vacuum processing step (300-2) and the gas processing step (300-3), the hard photoresists are removed at once together with the

WO 03/090269

PCT/KR02/01868

soft photoresists in a process using the power of plasma. Moreover, an over-ashing step (320) may be added to ensure complete removal of the entire photoresists.

Brief Description of the Drawings

5

Fig. 1 shows the construction of a prior art silicon substrate ashing equipment.

Fig. 2 shows a process sequence chart based on the temperature of a conventional dose ion implanted silicon substrate.

Fig. 3 shows a process sequence chart based on the temperature of a dose ion 10 implanted silicon substrate in accordance with the present invention.

Figs. 4 through 8 are schematic diagrams showing removal of photoresists in the course of the ashing process on a dose ion implanted silicon substrate in accordance with the present invention.

Fig. 9 shows SEM photos of a via-etching substrate after an ashing process in 15 accordance with the conventional method.

Fig. 10 shows SEM photos of a via-etching substrate after an ashing process in accordance with the present invention.

Description of the Preferred Embodiments

20

A description of the preferred embodiments of the present invention is given below making reference to the accompanying drawings, for a more clear understanding of the present invention.

A semiconductor wafer ashing method as per the present invention proceeds in 25 sequences as illustrated in Fig. 3.

In the in situ baking step (300-1), the photoresists are removed based on the fact

WO 03/090269

PCT/KR02/01868

that, when a silicon substrate is put on a high-temperature hot plate in a high pressure reaction chamber, the soft photoresists are so rapidly contracted that no thermal expansion occurs. To elaborate, the substrate is put on a hot plate with a temperature from 200° C to 300° C under a pressure of 10 Torr or more, and maintained for a predetermined period of 5 time. The maintenance time at this step of in situ baking, though it may be set appropriately depending on the substrate conditions such as quantity of the doping, is preferably five to twenty seconds, in which case temperature of the substrate rises steeply as shown in Fig. 3.

Especially, once five seconds have elapsed after a dose ion implanted wafer was 10 put on a high-temperature hot plate, the soft photoresists contract, color of the photoresists changes, and no popping occurs. Since the soft photoresists contain volatile materials, such volatile materials shall completely be extinguished through a baking of twenty seconds or less prior to a plasma generation.

At the step of vacuum processing (300-2), the reaction chamber is brought to a 15 stable vacuum status while the silicon substrate is put on a high-temperature hot plate. The temperature change of the silicon plate during this procedure is as shown in Fig. 3. This step is performed in conditions similar to the conventional methods.

At the step of gas processing (300-3), processing gas is introduced into the reaction chamber while the silicon substrate is put on a high-temperature hot plate to reach 20 a level of pressure appropriate to the processing conditions, and then the pressure is maintained. The temperature change of the silicon plate during this procedure is as shown in Fig. 3. The processing gas used here may be the same as that used in a conventional ashing method.

No plasma is used in any of the above steps: the high-pressure processing step 25 (300-1), the vacuum processing step (300-2), and the gas processing step (300-3).

At the ashing step (310) the process proceeds by generating plasma while the

WO 03/090269

PCT/KR02/01868

temperature of the silicon substrate put on a high-temperature hot plate maintains a high level. Here, the processing conditions are the same as those in the second ashing step of a conventional ashing method, with the difference that the hard photoresists 410 are removed together with the soft photoresists 420 at this step in the method of the present invention.

5 The step of over-ashing (320), which is for providing a margin, has the same processing conditions as the ashing step (310).

Further, from the gas generation graph (330) illustrating the gas generated during the photoresists removal reaction, it can be seen that the quantity of gas generated by the chemical reaction maintains over a certain level at the step of ashing (310), while it is 10 reduced at the step of over-ashing (320), where almost all of the photoresists have already been removed.

Temperature of the silicon substrate (340) rises rapidly at the step of in situ baking (300) and maintains a high level at the step of ashing (310) as shown in Fig. 3.

Figs. 4 through 8 are diagrams showing removal of photoresists 400 in the course 15 of the ashing process on a dose ion implanted silicon substrate 430 in accordance with the present invention. Fig. 4 shows a photoresist 400 as coated on a silicon substrate at a step prior to the in situ baking step (300). Fig. 5 shows an ion implantation procedure of a dopant 440 containing P, B, or As on a silicon substrate 430 at a step prior to the in situ baking step (300). Fig. 6 shows the step of in situ baking (300) after implantation of a 20 dopant, wherein hard photoresists 410 as well as soft photoresists 420 coexist on the silicon substrate 430. Fig. 7 shows a state, in which the hard photoresists 410 are removed at the ashing step (310), while Fig. 8 shows a state, in which the soft photoresists 420 are removed.

Next, it was confirmed as to whether any popping had occurred on the dose ion 25 implanted silicon substrate while the ashing method as per the present invention was carried out. The experiment conditions for such confirmation and the results are shown in

WO 03/090269

PCT/KR02/01868

Table 1 below.

<Table 1>

HDI Wafer	In situ baking time (second)	In situ baking pressure (Torr)	Ashing pressure (Torr)	Plasma power (W)	O ₂ (sccm)	H ₂ N ₂ (sccm)	Hot plate Temperature (C)	Result
31P+6.0E15	10	760	1.5	1500	2000	200	230/250/270	No popping
31P+6.0E15	10	760	1.5	1500	2000	400	230/250/270	No popping
31P+8.0E15	10	760	1.5	1500	2000	500	230/250/270	No popping
31P+8.0E15	10	760	1.5	1500	2000	500	230/250/270	No popping
31P+1.0E16	10	760	1.5	1500	2000	500	230/250/270	No popping
31P+1.0E16	10	760	1.5	1500	2000	500	230/250/270	No popping
75As+3.5E15	10	760	1.5	1500	2000	500	230/250/270	No popping
31P+1.0E14	10	760	1.5	1500	2000	500	230/250/270	No popping
75As+8.0E15	10	760	1.5	1500	2000	500	230/250/270	No popping
31P+1.0E14	10	760	1.5	1500	2000	500	230/250/270	No popping

5 Conditions such as pressure, microwave, O₂ gas, H₂N₂ gas, temperature as shown in Table 1 have been used for testing whether or not a popping has occurred. When a dopant containing P or As was used under a pressure of 1500mTorr, in a plasma power of 1500W, with 2000sccm of oxygen gas and with an amount of H₂N₂ gas ranging from 200sccm to 500sccm, no popping has occurred.

10 After that, the ashing method as per the present invention was compared with the conventional ashing method in respect to the ashing of via-etching substrates. The process conditions for the conventional method are as shown in Table 2, while the corresponding conditions for the method of the present invention are as shown in Table 3.

WO 03/090269

PCT/KR02/01868

<Table 2>

Ashing pressure (Torr)	Plasma power (W)	O ₂ (sccm)	N ₂ (sccm)	Hot plate temperature (C)	Processing Time (second)
1	2500	7000	800	250	230

<Table 3>

In situ baking pressure (Torr)	In situ baking time (second)	Ashing pressure (Torr)	Plasma power (W)	O ₂ (sccm)	N ₂ (sccm)	Hot plate temperature (C)	Processing time (second)
760	10	1	2500	7000	800	250	60

5 From the above two Tables, it can be seen that the processing time as per the method of the present invention amounts to 60 seconds, while the corresponding processing time under the same ashing conditions required by the conventional method is 230 seconds.

10 The scanning electron microscopy (SEM) photos taken after the above processes are shown in Figs. 9 and 10. While Fig. 9 shows SEM photos after an ashing process in accordance with the conventional method, Fig. 10 shows SEM photos after the in situ baking method as per the present invention has been used. In the above two photos, no significant difference can be detected between the SEM photos as per the conventional method and the SEM photos as per the present method.

15 Accordingly, the method of the present invention is advantageous in that a popping due to the discrepancy in thermal expansion coefficients of the hard photoresist layer and of the soft photoresist layer at the in situ baking step is prevented, and in that the hard photoresists are removed together with the soft photoresists at the ashing step.

20 **Industrial Applicability**

WO 03/090269

PCT/KR02/01868

As described above, the present invention provides an ashing method capable of removing all photoresists, in particular, hardened photoresists, rapidly at the step of ashing without any popping, through an in situ baking of the does ion implanted silicon substrate on a high-temperature hot plate, resulting in an enhancing of the process quantity of the ashing and a reduction in the maintenance costs of the ashing equipment by drastically shortening the processing time.

WO 03/090269

PCT/KR02/01868

What is claimed is:

1. An ashing method comprising:
 - an in situ baking step, wherein a silicon substrate is baked for a predetermined period of time under a pressure of 10 Torr or more while said silicon substrate is placed on a hot plate;
 - a vacuumizing step, wherein a stable vacuum status is achieved while said silicon substrate is placed on said hot plate;
 - a gas processing step, wherein selected reaction gas is introduced into a reaction chamber; and
 - an ashing step, wherein plasma is generated until almost all of the photoresists are removed.
2. The ashing method as set forth in Claim 1, wherein the temperature of said hot plate is from 200° C through 300° C.
3. The ashing method as set forth in Claim 2, wherein the temperature of said hot plate is from 230° C through 270° C
- 20 4. The ashing method as set forth in Claim 1, wherein said predetermined period of time at said in situ baking step is longer than five seconds, but not longer than twenty seconds.
- 25 5. The ashing method as set forth in Claim 1, wherein said reaction gas comprises one or more of O₂, N₂, H₂N₂, O₃, or CF₄.

WO 03/090269

PCT/KR02/01868

6. The ashing method as set forth in Claim 1, wherein said silicon substrate is dose ion implanted.

7. The ashing method as set forth in Claim 1, wherein said silicon substrate is a
5 via-etched substrate.

8. The ashing method as set forth in Claim 1, wherein said silicon substrate is a
pad-etched substrate.

10 9. The ashing method as set forth in Claim 1, comprising additionally an over-
ashing step, in which plasma is continuously generated even after almost all of the
photorests have been removed by plasma generated at said ashing step.


WO 03/090269

PCT/KR02/01868


1/3

【Drawings】

【Fig.1】



【Fig.2】




WO 03/090269


PCT/KR02/01868

2/3


【Fig.3】



【Fig.4】



【Fig.5】



【Fig.6】




WO 03/090269

PCT/KR02/01868

3/3


【Fig.7】




【Fig.8】



【Fig.9】



【Fig.10】



INTERNATIONAL SEARCH REPORT

International application No.

PCT/KR02/01868

A. CLASSIFICATION OF SUBJECT MATTER

IPC7 H01L 21/3065

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC7 H01L 21/027, H01L 21/68, H01L 21/3065

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean Patent Application documents published since 1975

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

USPAT, FPD, PAJ

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	JP 10135186 A (SUMITOMO METAL IND LTD) 22 May 1998 see paragraph number [0006][0007][0024][0027][0028][0036] Table 1 and Table 2	1-6
A	JP 11031681 A (HITACHI LTD) 2 Febrary 1999 see the whole document	1-3
A	JP 09162173 A (FUJITSU LTD) 20 June 1997 see the whole document	1-3
A	JP 07263410 A (HITACHI LTD) 13 October 1995 see the whole document	1-3
A	JP 2000068247 A (SHARP CORP) 3 March 2000 see the whole document	1-3

 Further documents are listed in the continuation of Box C. See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

25 NOVEMBER 2002 (25.11.2002)

Date of mailing of the international search report

26 NOVEMBER 2002 (26.11.2002)

Name and mailing address of the ISA/KR

Korean Intellectual Property Office
920 Dunsan-dong, Seo-gu, Daejeon 302-701,
Republic of Korea

Facsimile No. 82-42-472-7140

Authorized officer

Suh, Tae Jun

Telephone No. 82-42-481-5732



**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- BLACK BORDERS**
- IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- FADED TEXT OR DRAWING**
- BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- SKEWED/SLANTED IMAGES**
- COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- GRAY SCALE DOCUMENTS**
- LINES OR MARKS ON ORIGINAL DOCUMENT**
- REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.